Calypto :: Products :: Optimize for Power with HLS

Optimize for Power w/ HLS Webinar: 03/26/13

How to Optimize for Power with High Level Synthesis

(HLS Series #2)

March 26

Abstract

In this 50 minute webinar, Calypto will cover techniques to measure and reduce power in a High Level Synthesis (HLS) flow, starting from C++ or SystemC.

For many designers, power optimization has become a key optimization target. This webinar explains how moving to a more abstract source gives designers the ability to better optimize for power. The webinar will cover both automated tool flows and manual techniques. The automated tool flow focus on sequential clock gating, which uses both static state progression data and simulation vectors to disable registers that are not active. The manual flow focuses on how to change the source code and HLS constraints to trade-off power with area, performance, and numerical precision.

View Live Recording

You must be a registered Portal User to view the recording. Register by clicking the link.

If you already are registered, sign-in at the top of the webpage.

Other Upcoming Webinars

All
Datasheets
White Papers
Videos
Data Types

Datasheets

* = User Information Required Before Download

Title	Date	Type	Product	Highlight
Catapult Product Family Datasheet	On-Going	Datasheet	Catapult

White Papers

* = User Information Required Before Download

Title	Date	Type	Product	Highlight
*Catapult LP for a Power Optimized ESL Hardware Realization Flow	November 2012	White Paper	Catapult LP	This paper describes, in general, the Catapult^®flow for exploring low power architectures, and it discusses in detail the low power optimization results achieved using the Catapult LP design flow. The case study was conducted using real customer designs. Designs were synthesized using Catapult with and without low power optimizations turned on. With low power optimizations on, Catapult uses the Calypto PowerPro^® technology under the hood for implementing RTL power optimization techniques and for estimating a design’s power usage.
*7 Steps to Higher Productivity: STMicroelectronics HLS Flow for Complex IPs	December 2010	White Paper	Catapult	This paper covers STMicroelectronic’s project, where they wanted to have a completed video processor IP design in silicon in time for CES 2010, so they could fully demonstrate the 3D graphic capability of their latest SOC.
*High-Level Synthesis Report 2011	2011	White Paper	Catapult	This report analyzes the survey results of 1,133 engineers and engineering managers and identifies relevant emerging trends.
*Advanced Algorithmic Evaluation for Imaging, Communication and Audio Applications - Eigenvalue Decomposition Using The Catapult® Algorithmic Synthesis Methodology		White Paper	Catapult	This paper discusses the hardware implementation of “eigenvalue decomposition”. Therefore, we developed two effective algorithms in ANSI C++ to obtain eigenvalues and synthesized them with Catapult Synthesis to compare the area versus the number of cycles at the algorithm level, respectively.
*Designing High Performance DSP Hardware Using Catapult C Synthesis and The Altera Accelerated Libraries		White Paper	Catapult	This paper covers the design flow consisted of modeling the algorithm functionality in a high-level language such as C++ and then hand-coding it in RTL.

Data Types

* = User Information Required Before Download

Title	Date	Type	Product	Highlight
*AC Datatypes	10/01/12	Data Type	Catapult SL

Videos

* = User Information Required Before Download

Date	Type	Product	Title & Highlight
December 2012	Video	Catapult	*Comparing C++ to SystemC for HLS (HLS #1) - Webinar A practical comparison between SystemC and C++ for High Level Synthesis Have you ever wondered the difference between C++ and SystemC for high level synthesis (HLS)? This 50 minute webinar will provide a practical overview of the differences between the two most common ESL hardware description languages. The webinar will show side by side coding examples of the two languages for basic hardware concepts such as: hierarchy, IO, numerical precision and timing. As the only company to support both SystemC and C++ for synthesis with the industry’s most successful HLS tool (Catapult), Calypto is uniquely placed to discuss the differences between the two languages. (Recorded Live 12/13/2012)
	Video	Catapult	*Catapult Control Logic Demo Using C++ Catapult Control Logic Demo Using C++.
	Video	Catapult	*Catapult Overview Demo Using C++ Catapult Overview Demo Using C++.
	Video	Catapult	*SystemC Synthesis Demo Watch a demonstration of Catapult using SystemC.
	Video	Catapult	*Catapult Synthesis Primer: Technology Overview This short video gives an overview of Catapult, explaining what it is, what it does and how design teams benefit from using it.
	Video	Catapult	*Catapult Synthesis: A Return on Investment Case Study In this case study, Thomas Bollaert investigates a company's Return on Investment (ROI) for Catapult high level synthesis tool, and how they achieved a positive ROI within the first 12 months of Catapult usage.
	Video	Catapult	*Best Practices of HLS In this primer, Shawn McCloud discusses best practices of high-level synthesis, and how the right coding style results in higher quality RTL and improved design reuse.
	Video	Catapult	*HLS Primer In this interview, Shawn McCloud discusses high-level synthesis and the three major trends driving adoption of this technology in design teams around the world.